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Abstract: Usual cyclic scheduling problems, such as software pipelining, deal with precedence con-
straints having non-negative latencies. This seems a natural way for modelling scheduling problems, since
instructions delays are generally non-negative quantities. However, in some cases, we need to consider
edges latencies that do not only model instructions latencies, but model other precedence constraints.
For instance in register optimisation problems, a generic machine model can allow considering access
delays into/from registers (VLIW, EPIC, DSP). In this case, edge latencies may be non-positive leading
to a difficult scheduling problem in presence of resources constraints.
This research report studies the problem of cyclic instruction scheduling with register requirement
minimisation (without resources constraints). We show that pre-conditioning a data dependence graph
(DDG) to satisfy register constraints before software pipelining under resources constraints may create
cycles with non-positive distances, resulted from the acceptance of non-positive edges latencies. Such
DDG is called non lexicographic positive because it does not define a topological sort between the in-
structions instances: in other words, its full unrolling does not define an acyclic graph.
As a compiler construction strategy, we cannot allow the creation of cycles with non-positive distances
during the compilation flow, because non lexicographic positive DDG does not guarantee the existence
of a valid instruction schedule under resource constraints. This research report examines two strategies
to avoid the creation of these problematic DDG cycles. A first strategy is reactive, it tolerates the
creation of non-positive cycles in a first step, and if detected in a further check step, makes a backtrack
to eliminate them. A second strategy is proactive, it prevents the creation of non-positive cycles in the
DDG during the register minimisation process.
Our extensive experiments on FFMPEG, MEDIABENCH, SPEC2000 and SPEC2006 benchmarks
show that the reactive strategy is faster and works well in practice, but may require more registers than
the proactive strategy. Consequently, the reactive strategy is a suitable working solution for compilation
if the number of available architectural registers is already fixed and register minimisation is not necessary
(just consume less registers than the available capacity). However, the proactive strategy, while more
time consuming, is a better alternative for register requirement minimisation: this may be the case when
dealing with reconfigurable architectures, i.e. when the number of available architectural registers is
defined posterior to the compilation of the application.
Key-words: Compilation, Code optimisation, Register pressure, Cyclic instruction scheduling, In-
struction level parallelism
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Garantir des graphes de de´pendances de donne´es
lexicographique positifs dans la plateforme SIRA
Re´sume´ : Les proble`mes classiques d’ordonnancements cycliques d’instructions (pipeline logiciel) con-
side`rent des graphes de de´pendances de donne´es avec des arcs a` latences positives. Ces arcs repre´sentent
un mode`le naturel des latences des instructions d’une boucle, qui sont ge´ne´ralement des quantite´s
positives. Cependant, les arcs ne sont pas uniquement destine´s pour repre´senter des contraintes de
de´pendances de flot de donne´es, mais e´galement pour repre´senter des contraintes de pre´ce´dence diverses.
Par exemple, une minimisation du besoin en registres dans un graphe de de´pendances de donne´es peut
ne´cessiter l’insertion d’arcs a` latences ne´gatives si le processeur cible exhibe des de´lais d’acce`s aux reg-
istres en lecture ou en e´criture (VLIW, EPIC, DSP). La pre´sence des arcs a` latences ne´gatives ou nulles
complique le proble`me d’ordonnancement d’instructions sous contraintes de ressources.
Ce rapport de recherche e´tudie le proble`me d’ordonnancement cyclique d’instructions avec minimisa-
tion du besoin en registres (sans contraintes de ressources). Nous montrons que la restriction d’un graphe
de de´pendances de donne´es (GDD) pour satisfaire les contraintes de registres avant le pipeline logiciel
peut cre´er des circuits a` distance ne´gative ou nulle. Un tel GDD est appele´ graphe non lexicographique
positif car il ne de´finit pas un tri topologique entre toutes les instances d’instructions; en d’autres termes,
le GDD entie`rement de´roule´ n’est pas un graphe acyclique.
Lors d’une approche constructive de compilation, nous ne souhaitons pas autoriser la cre´ation de GDD
non lexicographique positifs, car il n’y a pas de garantie the´orique pour l’existance d’un ordonnancement
cyclique sous contraintes de ressources. Notre rapport e´tudie deux strate´gies pour e´viter la cre´ation des
circuits a` distances ne´gatives ou nulles. La premie`re strate´gie est re´active, elle tole`re en premier lieu la
cre´ation des circuits a` distance ne´gative ou nulle. Une e´tape ulte´rieure de ve´rification teste l’existence
d’un tel circuit, et corrige le proble`me en passant par un mode`le de´grade´ (perte d’optimalite´ du mode`le
d’ordonnancement). La deuxie`me strate´gie est proactive, elle e´limine d’emble´e les circuits a` distance
ne´gative ou nulle sans perdre l’optimalite´ du mode`le d’ordonnancement.
Nous avons effectue´ une batterie de tests intensifs sur les benchmarks FFMPEG, MEDIABENCH,
SPEC2000 et SPEC2006. Les re´sultats expe´rimentaux montrent que l’approche re´active fonctionne
bien en pratique mais peut consommer plus de registres que l’approche proactive. Malgre´ une le´ge`re
sur-consommation de registres, nous pre´conisons l’approche re´active lorsque le nombre de registres archi-
tecturaux est de´ja` fixe´, ne ne´cessitant pas une minimisation du besoin en registres (ou` une consommation
infe´rieure a` la capacite´ du processeur suffit). En revanche, nous pre´conisons l’approche proactive dans un
contexte de minimisation du besoin en registres; c’est le cas par exemple des architectures reconfigurables
ou` le nombre de registres architecturaux est a` fixer en poste´riori a` la compilation de l’application.
Mots-cle´s : Compilation, optimisation de code, pression en registres, ordonnancement cyclique
d’instructions, paralle´lisme d’instructions
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Chapter 1
Introduction
In an optimising compilation process for instruction level parallelism, we may be faced to the opportunity
of bounding the register pressure before instruction scheduling. This problem has been successfully
studied in the literature (see our previous work on SIRA and register saturation).
An open problem arises for all strategies handling registers before instruction scheduling. Indeed,
when we have a target processor with architecturally visible delays to access registers (such as in VLIW,
DSP, EPIC and transport triggered architectures), the model of register requirement offers more op-
portunities to reduce the register pressure than in a regular sequential/superscalar processor. Such
architectures are also called NUAL (non-unit-assumed-latencies).
Unfortunately, the opportunities offered by NUAL architectures are not fully or optimally exploited
in existing register allocators. Two main reasons:
1. The exploitation of register access delay means the usage of non-positive edges latencies in data
dependence graphs (DDG). As far as we know, current instruction schedulers do not exploit yet
these sort of edges, and consider them as positive edges latencies. Furthermore, most of the
theoretical results of scheduling in general deal with non-negative edges latencies.
2. If the register constraints are handled before instruction scheduling, an open problem arises re-
garding the possible creation of circuits with non-positive distances.
This reports studies the latter point. We show that:
• The circuits with non-positive distances define non-lexicographic positive DDG, which may not
have a solution for instruction scheduling under resource constraints.
• Circuits with non-positive distances are not rare in practice, so the problem is not marginal.
• We show how to avoid the creation of non-positive circuits with two strategies: a reactive strategy
(tolerate the problem then fix it if detected) and a proactive strategy (prevent the problem)
While the problem of non-positive circuits may arise in theory for any register optimisation method
performing before SWP, this report shows how to avoid the problem in the SIRA framework: this is
because, as far as we know, the SIRA framework is the only existing method that handles registers
constraints before SWP while being sensitive to the increase of the initiation interval (II).
Our report is organised as follows. Chapter 2 defines the background of our work: in addition to the
notations used in this report, we make a recall on the SIRA framework and SIRALINA heuristic (for
self-containing). If the reader is familiar with our previous research results on SIRA and SIRALINA, he
can skip this part and can go directly to Section 2.6. Section 2.6 presents a formal description of the
problem solved in this report, as well as concrete examples to understand the intuition. Our reactive
and proactive strategies are defined in Chapter 3: while the reactive strategy is easy to understand,
the proactive strategy needs some formal understanding of the underlying scheduling problem. We
study two separate heuristics included inside an iterative algorithm. Our heuristics are implemented
and distributed inside the SIRAlib C-library: full experimental study of their efficiency on a large set of
applications (FFMPEG, MEDIABENCH, SPEC2000 and SPEC2006) is presented in Chapter 4. Then we
conclude. Note that some additional experiments are inserted in the appendix: these extra experiments
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are complementary to those presented in Chapter 4, but do not change the conclusions based on our
empirical observations.
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Chapter 2
Background
In this chapter, we recall briefly the SIRA framework[10] and SIRALINA heuristic [5, 3]. If the reader
is already aware about these previous results, we invite him to skip the following sections and start the
study from Section 2.6. Let start by defining some usual notations in our framework.
2.1 Mathematical notations and definitions
In this section, we introduce mathematical notations and definitions that are used afterwards.
A (directed) (multi)graph is a triple (V,E, φ) where V is a set of vertices, E is a set of edges and
φ : E → V × V . If e ∈ E and φ(e) = (u, v), we define src(e) = u and tgt(e) = v. We also use the term
node instead of vertice.
In the sequel, we omit the φ component when manipulating graphs. Hence, a graph is just a pair
(V,E) and we assume to have two functions src : E → V and tgt : E → V that define the endpoints of
any edge e ∈ E.
By abuse of notation, we sometimes write e = (u, v) when src(e) = u and tgt(e) = v.
Given a graph G = (V,E) we define:
• InG(u) = {e ∈ E | tgt(e) = u} the input edges of a vertex u ∈ V in the graph G.
u ∈ V is a source iff InG(u) = ∅.
• OutG(u) = {e ∈ E | src(e) = u} the output edges of a vertex u ∈ V in the graph G.
u ∈ V is a sink iff OutG(u) = ∅.
• A path in G is a sequence of edges e1, . . . , en where tgt(ei) = src(ei+1) for 1 ≤ i < n and ei ∈ E
for 1 ≤ i ≤ n.
• G is acyclic iff there are no path e1, . . . , en in G such that tgt(en) = src(e1). Otherwise G is cyclic.
Note that an acyclic graph has at least one source and one sink.
• A cycle in G is a directed path e1, . . . , en in G such that tgt(en) = src(e1). We note C(G) the set
of all the cycles in G. Hence G is acyclic iff C(G) = ∅.
By abuse of notation, when G is clear from the context, we sometimes omit to precise it in some
notations.
2.2 DDG model
A data dependency graph (DDG) is a directed graph G = (V,E) where V is a set of vertices (instructions),
E is a set of edges (data dependencies and serial constraints). Each edge e ∈ E is labelled by a pair of
values (δ(e), λ(e)). δ : E → Z defines the latency of edges and λ : E → Z defines the distance in terms
of number of iterations. By abuse of notation, we sometimes write G for the underlying graph (V,E).
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A DDG is said lexicographic positive iff all its cycles have positive distance, i.e. for any c ∈ C(G),
λ(c) =
∑
e∈c
λ(e) > 0. In other words, the characteristics ∀c ∈ C(G), λ(c) > 0 guarantees that the fully
unrolled DDG is a DAG (there exists a topological sort between all the operation instances of the loop).
In the sequel, we assume that the initial DDG is lexicographic positive, since it has been computed from
an initial sequential code.
If cycle c ∈ C(G) with λ(c) = ∑
e∈c
λ(e) ≤ 0 exists, we simply call a non-positive cycle.
A software pipelining (SWP) is defined by a periodic schedule function σ : V → Z and an initiation
interval II, also called a period. Operation u of kth iteration is scheduled at time σ(u) + k × II. The
schedule function is valid iff it satisfies the periodic precedence constraints
∀e ∈ E : σ(src(e)) + δ(e) ≤ σ(tgt(e)) + λ(e)× II
If G is cyclic, a necessary condition for a valid schedule to exist is that
II ≥ max
c∈C(G)
∑
e∈c
δ(e)∑
e∈c
λ(e)
= MII
MII is called the minimum initiation interval defined by data dependences.
If G is acyclic, we define MII = 1 and not MII = 0. This is because no code generation is possible
with MII = 0 (infinite parallelism).
2.3 Processor model
The modelled processor may have several register types: we note T the set of available register types.
An instruction which stores a value in a register of type t ∈ T is simply said to be a value of type
t. Note that an instruction might be a value of several types simultaneously. However, our processor
model does not support operations that store two or more values in registers of a given type t.
For a considered register type t ∈ T , we note V R,t the set of statements u ∈ V that are values of type
t. We write ut to define the value of type t created by the instruction u. Concerning the set of edges E,
we distinguish between flow edges of type t —written ER,t— and serial edges. A flow edge e = (u, v) of
type t represents the producer-consumer relationship between the two statements u and v. Serial edges
are all other precedence constraints that are not flow edges of type t.
The set of consumers of a value u ∈ V R,t is
Const(u) = {tgt(e) | e ∈ ER,t ∧ src(e) = u}
NUAL and UAL semantics
Processor architectures can be decomposed into many families. One of the used classifications is related
to the ISA code semantics [8]:
UAL code semantics : These processors have Unit-Assumed-Latencies at the architectural level. Se-
quential and superscalar processors belong to this family. In UAL semantic, the assembly code
has a sequential semantic, even if the micro-architectural implementation executes instructions of
longer latencies, in parallel, out of order or with speculation. The compiler instruction scheduler
can always generate a valid code if it considers that all operations have a unit latency (even if such
code may not be efficient).
NUAL code semantics : These processors have Non-Unit-Assumed-Latencies at the architectural
level. VLIW, EPIC and some DSP processors belong to this family. In this sort of processors,
the hardware pipeline steps (latencies, structural hazards, resource conflicts) are visible at the
architectural level. Consequently, the compiler has to know about the instructions latencies, and
sometimes with the underlying micro-architecture. The compiler instruction scheduler has to take
care of these latencies to generate a correct code that does not violate data dependences.
UVSQ
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Our processor model considers both UAL and NUAL semantics. Given a type t ∈ T , we model
possible delays when reading or writing registers of type t with two delay functions δr,t and δw,t: these
delay functions model NUAL semantics. Thus, the read cycle of u from a register of type t is σ(u)+δr,t(u)
and the write cycle into a register of type t is σ(u) + δw,t(u). For UAL semantics, these delays are not
visible and we have δw,t = δr,t = 0
The next section recalls the SIRA framework that allows to bound the register requirement before
any SWP process.
2.4 SIRA: Schedule Independent Register Allocation
As argued in [10], satisfying the register constraints before instruction scheduling enjoys several benefits,
especially regarding spill code elimination without hurting instruction level parallelism. A theoretical
framework has thus been presented in [10] to address this problem, that we briefly recall in the following.
2.4.1 SIRA and Reuse Graphs
A simple way to explain and recall the concept of SIRA (Schedule Independent Register Allocation) is
to provide an example. All the theory has already been presented in [10]. Figure 2.1(a) provides an
initial DDG with two register types t1 and t2. Statements producing results of type t1 are in dashed
circles, and those of type t2 are in bold circles. Statement u1 writes two results of distinct types. Flow
dependence through registers of type t1 are in dashed edges, and those of type t2 are in bold edges.
As an example, Cons(ut22 ) = {u1, u4} and Cons(ut13 ) = {u4}. Each edge e in the DDG is labelled with
the pair of values (δ(e), λ(e)). In this simple example, we assume that the delay of accessing registers is
zero (δw,t = δr,t = 0). Now, the question is how to compute a periodic register allocation for the loop in
Figure 2.1(a) without increasing the critical cycle if possible.
As formally studied in [10], periodic register constraints are modelled thanks to reuse graphs. We
associate a reuse graph Greuse,t to each register type t, see Figure 2.1(b). The reuse graph has to be
computed by the SIRA framework, Figure 2.1(b) is one of the examples that SIRA may produce. Note
that the reuse graph is not unique, other valid reuse graphs may exist.
A reuse graph Greuse,t = (V R,t, Ereuse,t) contains V R,t, i.e., only the nodes writing inside registers of
type t. These nodes are connected by reuse edges. For instance, in Greuse,t2 of Figure 2.1(b), the set of
reuse edges is Ereuse,t2 = {(u2, u4), (u4, u2), (u1, u1)}. Also, Ereuse,t1 = {(u1, u3), (u3, u1)}. Each reuse
edge er = (u, v) is labelled by an integral distance µt(er). The existence of a reuse edge er = (u, v) of
distance µt(er) means that the two operations u(i) and v(i+ µt(er)) share the same destination register
of type t. Hence, reuse graphs allows to completely define a periodic register allocation for a given loop.
In the example of Figure 2.1(b), we have in Greuse,t2 µt2((u2, u4)) = 2 and µt2((u4, u2)) = 3.
In order to be valid, reuse graphs should satisfy two main constraints [10]: 1) They should describe
a bijection between the nodes; that is, they must be composed of elementary and disjoint cycles. 2) The
associated DDG should be schedulable, i.e., it has at least one valid SWP.
Now, let us describe what we mean by the DDG associated with a reuse graph. Once a reuse graph is
fixed before SWP, say the reuse graphs of types t1 and t2 in Figure 2.1(b), the register constraints create
new periodic scheduling constraints between loop statements. These scheduling constraints result from
the anti-dependencies created by register reuse. Since each reuse arc (u, v) in the reuse graph Greuse,t
describes a register sharing between u(i) and v(i + µt((u, v))), we must guarantee that v(i + µt((u, v))
writes inside the same register after the execution of all the consumers of ut(i). That is, we should
guarantee that v(i + µt((u, v))) writes its result after the killing date of ut(i). If the loop is already
scheduled, the killing date is known. However, if the loop is not already scheduled, then the killing date
is not known and hence we should be able to guarantee the validity of periodic register allocation for all
possible SWP schedules.
Guaranteeing precedence relationship between lifetime intervals for any subsequent SWP is done by
creating the associated DDG with the reuse graph. This DDG is an extension of the initial one in two
steps:
1. Killing nodes: First, we introduce dummy nodes representing the killing dates of all values[2].
For each value u ∈ V R,t, we introduce a node kut which represents the killing date of ut. The
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Figure 2.1: Example for SIRA and Reuse Graphs
killing node kut must always be scheduled after all ut’s consumers, so we add edges of the form
e = (v, kut) where v ∈ Const(u). If a value ut has no consumer (not read inside the loop), it means
that the node can be killed just after the creation of its result. Figure 2.1(c) illustrates the DDG
after adding all the killing nodes for all register types. For each added edge e = (v, kut), we set
its latency to δ(e) = δr,t(v) and its distance to −λ, where λ is the distance of the flow dependence
edge (u, v) ∈ ER,t. As explained in [10], this negative distance is a mathematical convention, it
simplifies our mathematical formula and does not influence the fundamental results of reuse graphs.
Formally, if u ∈ V R,t is a node writing a value of type t ∈ T , then we note kut the killer node of
type t of the value ut. The set of killing nodes of type t is noted V k,t. For each type t ∈ T , we note
Ek,t the set of edges defining the precedence constraints between V R,t nodes and the killer nodes:
Ek,t = {e = (v, kut) | u ∈ V R,t ∧ v ∈ Const(u) ∧ δ(e) = δr,t(v)}
∪ {(u, kut) | u ∈ V R,t ∧ Const(u) = ∅ ∧ δ(e) = 1}
For instance, in Figure 2.1(b), we have V k,t2 = {ku1t2 , ku2t2 , ku4t2}, and we have Ek,t2 = {(u2, ku1t2 ),
(u1, ku2t2 ), (u4, ku2t2 ), (u4, ku4t2 )}.
If we note K =
⋃
t∈T
V k,t and Ek =
⋃
t∈T
Ek,t, then the DDG with killing nodes is defined by
(V ∪K,E ∪ Ek).
2. Anti-dependence edges: Second, we introduce new anti-dependence edges implied by periodic
register constraints. For each reuse edge er = (u, v) in Greuse,t, we add an edge e′r = (kut , v)
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representing an anti-dependence in the associated DDG. We say that the anti-dependence e′r =
(kut , v) in the DDG G is associated with the reuse edge er = (u, v) in Greuse,t. We write Φ(er) = e′r
and Φ−1(e′r) = er.
The added anti-dependence edge e′r = (kut , v) has a distance equal to the reuse distance λ(e
′
r) =
µt(er), and a latency equal to:
• δ(e′r) = −δw,t(v) if the processor has NUAL semantics.
• δ(e′r) = 1 if the processor has UAL semantics. Note that we can still assume a latency
δ(e′r) = δw,t − δr,t = 0, since the instruction scheduler will generate a sequential code, so this
zero edge imposes to schedule kut before v.
Figure 2.1(d) illustrates the DDG associated to the two reuse graphs of Figure 2.1(b). Periodic
register constraints with multiple register types are satisfied conjointly on the same DDG even if
each register type has its own reuse graph. The reader may notice that the critical cycle of the
DDG in Figure 2.1(a) and (c) are the same and equal to MII = 42 = 2 (a critical cycle is (u1, u2)).
The set of added anti-dependence edges of type t is noted Eµ,t
Eµ,t = {e = (ktu, v) | er = (u, v) ∈ Ereuse,t ∧ Φ(er) = e}
In Figure 2.1(d), Eµ,t1 = {(ku1t1 , u3), (ku3t1 , u1)} and Eµ,t2 = {(ku1t2 , u1), (ku2t2 , u4), (ku4t2 , u2)}.
If we note Eµ =
⋃
t∈T
Eµ,t, then the DDG G′ (with killing nodes) associated with the reuse graphs(
V R,t, Ereuse,t
)
t∈T is defined by G
′ = (V = V ∪K, E = E ∪ Ek ∪ Eµ).
As can be seen, computing a reuse graph of a register type t implies the creation of new edges with µt
distances. We proved in [9] that if a reuse graph Greuse,t is valid, then it describes a periodic register
allocation with exactly
∑
er∈Ereuse,t µ
t(er) registers of type t. That is, any SWP schedule cannot require
more than
∑
er∈Ereuse,t µ
t(er) registers of type t, and this upper-bound is reachable.
Now the SIRA problem is to compute a valid reuse graph with minimal
∑
er∈Ereuse,t µ
t(er), without
increasing the critical cycle if possible. Or, instead of minimising the register requirement, SIRA may
simply look for a solution such that
∑
er∈Ereuse,t µ
t(er) ≤ Rt, whereRt is the number of available registers
of type t. We may propose many exact method models (the problem has been proved NP-complete in
[10]) or heuristics based on the SIRA framework. The following section presents SIRALINA, an efficient
two steps heuristic.
2.5 SIRALINA Heuristic
Computing a valid reuse graph for a fixed period II that minimises
∑
er∈Ereuse,t µ
t(er) is NP-complete
[9]. SIRALINA [3, 5] is an efficient heuristic for this problem for all register types conjointly. In order
to balance between the importance of each involved register type, we assume to have a weight αt ∈ R
attributed to each type t ∈ T . This weight may be set to 1 if all register types have the same importance.
SIRALINA decomposes the SIRA linear optimisation into two polynomial steps summarised as follows
(here, the period II is fixed):
1. Step 1 (scheduling problem): Determine minimal reuse distances for all pairs of values (i.e. com-
pute, for each type t, a function µˆt : V R,t × V R,t → Z);
2. Step 2 (linear assignment problem): Determine a bijection Ereuse,t : V R,t → V R,t that minimises∑
(u,v)∈V R,t×V R,t
µˆt(u, v) for each t.
These two steps allows the construction of a reuse graph for a period II. Then G′ = (V, E) the
associated DDG is constructed as explained previously: V = V ∪ K and E = E ∪ Ek ∪ Eµ. The two
following sections details each of the two above steps.
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2.5.1 Step 1: the scheduling problem for a fixed II
The scheduling problem is to guarantee the existence of a SWP schedule for the associated DDG. The
problem is formulated as an integer linear problem with totally unimodular constraints matrix. In
addition, it aims at determining minimal reuse distances for all pairs of values.
Integer variables of the linear problem
For any u ∈ V, define a variable σu ∈ Z representing a scheduling date.
Linear program formulation
The scheduling problem is expressed as follows:

minimise
∑
t∈T
αt
( ∑
u∈V R,t
σktu −
∑
u∈V R,t
σu
)
subject to
∀e ∈ E ∪ Ek, σtgt(e) − σsrc(e) ≥ δ(e)− II× λ(e)
The constraints matrix of this integer linear program is an incidence matrix of the DDG G (with
killing nodes), consequently it is totally unimodular. Hence it can be solved with a polynomial algorithm.
Let σu∗ and σktu
∗ be the values of the variables of the optimal solution of the above scheduling
problem. The minimal reuse distance function is then defined as follows for all pairs of values (u, v).
µˆ∗
t
(u, v) =
⌈
σktu
∗ − δw,t(v)− σv∗
II
⌉
2.5.2 Step 2: the linear assignment problem
The linear assignment problem for a register type t is to find a bijection θt : V R,t → V R,t such that∑
u∈V R,t
µˆ∗
t
(u, θt(u)) is minimal. It can be solved in polynomial time complexity with the so-called Hun-
garian algorithm[6]. Such an optimal bijection θt defines a set of reuse edges Ereuse,t as follows.
Ereuse,t = {er = (u, θt(u)) | u ∈ V R,t ∧ µt(er) = µˆ∗t(u, θt(u))}
After executing the two steps of SIRALINA, the valid reuse graphs (one for each register type t)
are defined above, and the initial DDG G is extended by adding edges as explained in Section 2.4.1.
The next section describes the problem of cycles with non-positive distances that may introduced in this
extended DDG (associated DDG to the reuse graphs).
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2.6 Problem Description of Non Lexicographic-Positive Cycles
A cycle C is said lexicographic-positive iff λ(C) > 0, while λ(C) is a notation for
∑
e∈C λ(e). A data
dependence graph (DDG) is said lexicographic-positive iff all its cycles are so too. A DDG is said
schedulable iff there exists a valid SWP, i.e., a SWP satisfying all its cyclic precedence constraints,
not necessarily satisfying other constraints such as resources or registers. An data dependence graph
computed from a sequential program is always lexicographic positive, it is an inherent characteristic of
imperative sequential languages. When a DDG is lexicographic-positive, there is a guarantee that a
schedule exists for it (at least the initial sequential schedule).
Since SIRA is applied before instruction scheduling, it modifies the DDG under the condition that
it remains schedulable. If the target architecture has a UAL code semantics (sequential code), then the
introduced edges by any SIRA method (such as SIRALINA) has unit-assumed latencies, and the DDG
remains lexicographic positive. If the target architecture has explicit architectural delays in accessing
registers (NUAL code semantics), then the introduced edges by SIRALINA are of the form e′ = (kut , v)
with latencies δ(e′) = −δw,t(v). Such latencies are non-positive.
If an edge latency is non-positive, this does not create specific problem for cyclic scheduling in theory,
unless if the latency of a cycle is negative too. The following lemma proves that if δ(C) < 0, then the
DDG may not be lexicographic positive.
Lemma 1. Let G be a schedulable DDG with SWP. Let C be an arbitrary cycle in G. Then the following
implications are true:
1. δ(C) ≥ 0 =⇒ λ(C) ≥ 0.
2. δ(C) ≤ 0 =⇒ λ(C) may be non-positive.
Proof. Since the DDG is schedulable, then there exists a valid SWP with II > 0. It is well known that
∀C a cycle : II × λ(C) ≥ δ(C), hence λ(C) ≥ δ(C)II .
1. II > 0 ∧ δ(C) ≥ 0 =⇒ λ(C) ≥ 0.
2. II > 0 ∧ δ(C) ≤ 0 =⇒ λ(C) ≥ x, where x = δ(C)II ≤ 0.
The previous lemma proves that inserting negative edges inside a DDG can generate cycles with
λ(C) ≤ 0. So, what is the problem with such cycles? Indeed, the answer comes from the cyclic scheduling
theory. Given a cyclic DDG, let C+ be the set of cycles with λ(C) > 0, le C− be the set of cycles with
λ(C) < 0, and let C0 be the set of cycles with λ(C) = 0. Then the following inequality is true[1]:
max
C∈C+
δ(C)
λ(C)
≤ II ≤ min
C∈C−
δ(C)
λ(C)
In other words, the existence of cycles inside C− imposes hard real time constraints on the value of
II. Such constraints can be satisfied with cyclic scheduling if we consider only precedence constraints[1].
However, if we add resource constraints (as will be carried out during the subsequent instruction schedul-
ing pass), then the DDG may not be schedulable. Simply it may be possible that the conflicts on the
resources may not allow to have an II lower than minC∈C−
δ(C)
λ(C) .
When a circuit C ∈ C0 exists, this means that there is a precedence relationship between the state-
ments belonging to the same iteration: that is, the loop body is no longer an acyclic graph as in the
initial DDG.
2.6.1 Simple Examples with DAG and with Cyclic DDG
In order to understand the intuition behind the problem lexicographic-negative circuits, let consider
an acyclic scheduling problem on a DAG. So the scheduling problem considers only latencies δ(C), no
recurrent dependences through circuits. Let consider the DAG of Figure 2.2 (a). All bold nodes write
a value inside a register, the data flow edges are in bold and have a latency equal to 1. If we do not
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a  ;  b
c ;  d
a     b 
c     d
bot
a b
 dc
a
b
c
d
bot
a b
 dc
(c) Parallel Code (requires 2 registers)
(a) Initial DAG
(d) Sequential Code (requires 3 registers)
(b) DDG with Non−Positive Circuits
0
0
0
0
⊥⊥
Figure 2.2: Example of an Acyclic Schedule with Non-Positive Circuits
consider any resource constraints, both the acyclic schedules in Figures 2.2 (c) and (d) are valid, since
they satisfy the precedence constraints of the DAG.
Now, if we consider register constraints, not all schedules have the same register requirement. Fig-
ures 2.2 (c) and (d) contain the lifetime intervals of the 4 values of the DAG. While the parallel schedule
in Figures 2.2 (c) requires 2 registers (two values simultaneously alive), the schedule of Figure 2.2 (d)
requires 3 registers. A DDG that guarantees that all valid acyclic schedules require 2 registers is pre-
sented in Figure 2.2 (b): this DDG is no longer a DAG. It contains two circuits with a latency equal to
zero. This DDG is schedulable with a valid acyclic schedule: Figures 2.2 (c)) defines a valid schedule
if we do not consider resource constraints. If we consider resource constraints, the DDG may not be
schedulable. Simply consider that all the instructions {a, b, b, d} use the same resource, consequently
the parallel schedule of Figure 2.2 (c) is not possible because it violates a resource constraint. Also, the
sequential schedule of Figure 2.2 (d) is not valid because it violates the precedence constraints of the
DDG in Figure 2.2 (b).
The simple example of Figure 2.2 gives us an intuition that non-positive circuits do not prevent a
DDG from being schedulable, but may be so in presence of resources constraints.
Now, we can construct an example for cyclic scheduling. Consider Figure 2.3, where flow dependences
are in bold edges and loop instructions writing into registers are in bold circles. We assume that the
target processor have visible delays in accessing registers. The initial DDG shown in Figure 2.3 (a) is
acyclic, but represents a cyclic scheduling problem:. The latency of u is equal to 10, and the latency of
v is equal to 4. We assume that δr,t = 0 for all instructions, but δw,t(u) = 9 and δw,t(v) = 3. There
exists a dependence path from u to v with a distance equal to zero (the path is in the loop body). After
applying a SIRA method on this DDG to bound the register requirement, the DDG can be modified as
shown in Figure 2.3 (b). Here the SIRA method assigns the same destination register to u(i) and v(i)
(statements in the same loop iteration). This creates an anti-dependence from v(i)’s killer to u(i). Since
the latency of the inserted edge (kv, u) is negative (-9) and the latency of the path u kv is 5, the circuit
(v, kv, u, v) has a distance equal to zero. This DDG is schedulable but is not lexicographic-positive.
As a compiler construction strategy, we must guarantee that the schedulable DDG produced after
applying SIRA is always lexicographic positive. Otherwise, there is no guarantee that the subsequent
SWP pass would find a solution, and the code generation may fail. This problem is studied and solved
in the next chapter.
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v
v2v1u1 u2
(1,0) u
(10, 1) (10,0)
(0, −1) (0, 0)
(4, 0) (4, 1)
(0,0) (0,−1)
(−3, 2)
v
v2v1
k
u1 u2
(−9, 0)
(1,0)
k
(b) Modified DDG(a) Initial Loop DDG
vu
Figure 2.3: Example of a Loop DDG with Non-Positive Circuits
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Chapter 3
Eliminating Non-Positive Cycles
with SIRALINA
As mentioned previously, we need to ensure that the associated DDG computed by SIRALINA is lexi-
cographic positive.
We have also noted that if the processor has a UAL semantics then it is guaranteed that any associated
DDG found by SIRALINA is lexicographic positive. This is because the UAL semantic is used to model
sequential processors, all inserted anti-dependences edges have latency equal to 1. Since all the edges
in the associated DDG have positive latencies, and since the associated DDG is schedulable by SWP
(guaranteed by SIRALINA), then the DDG is necessarily lexicographic positive.
Hence, a naive strategy is to always consider UAL semantics. That is, we do not exploit the access
delays to registers. This solution works in practice but the register requirement model is not optimal,
since it does not exploit NUAL code semantics. Consequently, the computed register requirement is not
well optimised.
A more clever, yet naive, way to ensure that any associated DDG computed by SIRALINA is lexico-
graphic positive is to have a reactive strategy. It tolerates the problem as follows:
1. Solve SIRALINA considering NUAL semantics.
2. Check whether the associated DDG is lexicographic positive and
• if it is, then return the computed solution.
• if it is not, then apply SIRALINA considering UAL semantics.
Considering a UAL semantic for SIRALINA on a processor that has a NUAL semantics cannot hurt:
it just possibly implies a loss of optimality in either II or in the register requirement. The above method
is optimistic (reactive) in the sense that it considers that non lexicographic DDG are rare in practice.
This is not true in theory of course, but maybe the practice would highlight that the proportion of the
problems producing DDG that must be corrected is low. In this case, it is in practice better to do not
try to restrict SIRALINA, but to correct the solution afterwards if we detect the problem.
The question that thus arises naturally is the following: is it possible to devise a better method
to ensure a priori that the associated DDG computed by SIRALINA are lexicographic positive while
exploiting the benefit of NUAL semantics ? That is, we are willing to study a proactive strategy that
prevents the problem.
In the sequel we describe two distinct proactive methods, similar in spirit, that address the problem
of non-positive cycles. The first one is based on retiming ideas while the second one is based on simple
results of graph theory.
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3.1 Overview of the two proactive methods for eliminating non-
positive cycles
The two methods presented afterwards are based on the same idea. Before describing the common
scheme of the two methods, first recall that SIRALINA works as follows:
1. Firstly determine, for each type t, minimal reuse distances for all pairs of values of type t, i.e.
compute a function µˆ∗
t
: V R,t × V R,t → Z.
2. Secondly, for each type t, determine a bijection of θt : V R,t → V R,t that minimises ∑
(u,v)∈V R,t×V R,t
µˆ∗
t
(u, v).
θt defines the set of reuse edges Ereuse,t = {er = (u, θt(u)) | µt(er) = µˆ∗t(u, v)}
Recall also that the number of required registers of type t is
∑
er∈Ereuse,t
µt(er).
Once a set of reuse edges is determined, the associated DDG is defined as explained in Section 2.4.1.
Since we assume that the initial DDG is lexicographic positive, it is clear that if the associated DDG is
not lexicographic positive, then any cycle of non-positive distance necessary contains at least one edge
(ktu, v) ∈ Eµ,t associated to (u, v) ∈ Ereuse,t.
Our idea is thus the following. Once a set of reuse edges is determined by the second step of
SIRALINA, we increment the distance functions µˆt so that the associated DDG to the current set of
reuse edges does not contain any cycle of negative distance. Incrementing reuse distances is always a
valid transformation if it does not violate the scheduling constraints. However, this transformations may
ask to use more registers.
Indeed, observe that in the associated DDG, the added edges e′r = (k
t
u, v) ∈ Eµ,t, where er = (u, v)
is a reuse edge of type t, have a distance equal to λ(e) = µˆt(u, v), and that the distances of the other
edges are entirely determined by the initial DDG and are not subject to changes. By modifying µˆt(u, v),
it may happen that a better set of reuse edges (i.e. a better solution to the assignment problem) exists,
since the distance functions µˆt may have changed. In this case, we may choose to backtrack our choice
of reuse edges and redo the entire SIRALINA process. This defines an iterative process. We may decide
to stop after a certain number of iterations since it is not clear that the process terminates otherwise.
Our modified SIRALINA heuristic is thus given by Algorithm 1. At each iteration i of the algorithm,
it computes new reuse distances µˆt(i) and new reuse edges E
reuse,t
(i) , based on the previous reuse distances
µˆt(i−1) and previous reuse edges E
reuse,t
(i−1) . This algorithm is parametrised by two functions:
• LinearAssignment(G, µˆt) computes a bijection θt : V R,t×V R,t that minimises ∑
(u,v)∈V R,t×V R,t
µˆt(u, v).
In other words, it solves the linear assignment problem and is typically implemented by the Hun-
garian algorithm, as done in the second step of SIRALINA. The result of this function is the set
of reuse edges Ereuse,t.
• UpdateReuseDistances(G, (µˆt)t∈T , (Ereuse,t)t∈T ) computes new distance functions (µˆt)t∈T such
that the associated DDG w.r.t.(µˆt)t∈T and (Ereuse,t)t∈T is lexicographic positive.
The body of the repeat-until loop is executed at most n+ 1 times and is interrupted when a fix-point
is reached, i.e. when the set of reuse edges stabilises from one iteration to another (Ereuse,t(i) = E
reuse,t
(i−1) ).
Since the body of algorithm loop is executed at least once, it is guaranteed that the associated DDG will
be lexicographic positive.
The two following sections explains our two possible implementations of the function UpdateReuseDistances.
3.2 Iterative method based on circuit retiming
The first method is based on circuit retiming idea [7]. By using circuit retiming, we proved the following
result [9, 10]: the associated DDG is lexicographic positive if and only if there exists |E| retiming
functions re : V → Z for e ∈ E such that{ ∀e ∈ E ,∀e′ 6= e, re(tgt(e′))− re(src(e′)) + λ(e′) ≥ 0
∀e ∈ E , re(tgt(e))− re(src(e)) + λ(e) ≥ 1
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Algorithm 1 Iterative SIRALINA to produce associated lexicographic-positive DDG
function IterativeSiraLina(G,n)
. G is the initial DDG
. n ≥ 0 is a bound on the maximal number of iterations
(µˆt(0))t∈T ← (µˆ∗
t
)t∈T . Compute initial distance functions by solving the scheduling problem
for t ∈ T do
Ereuse,t(0) ← LinearAssignment(G, µˆt(0))
end for
i← 0
repeat
i← i+ 1
(µˆt(i))t∈T ← UpdateReuseDistances(G, (µˆt(i−1))t∈T , (Ereuse,t(i−1) )t∈T )
for t ∈ T do
Ereuse,t(i) ← LinearAssignment(G, µˆt(i))
end for
if Ereuse,t(i) = E
reuse,t
(i−1) for every t ∈ T then
break . A fix-point has been reached
end if
until i > n
return (µˆt(i))t∈T and (E
reuse,t
(i) )t∈T
end function
Intuitively, the existence of a retiming function re for a given edge e means that there are no cycle of
non-positive distance that contains e. The system defined above ensures thus simply that for any edge
e, there exists a retiming function re, which thus means that there are no cycle of non-positive distance
that contains e for any e.
To find those retiming functions, we define a mixed-integer linear program. For any edge e ∈ E and
vertex u, we define an integer variable re,u.
For each anti-dependence edge e = (ktu, v) ∈ Eµ,t corresponding to the reuse edge er = (u, v), we
define a variable γt(u, v), so that the distance of e is λ(e) = µt(Φ−1(e)) = µˆt(u, v) +γt(u, v). In iterative
SIRALINA (Algorithm 1), µˆt(u, v) have been already computed in a previous step, so we seek to update
the new reuse distance by adding the increment γt(u, v) ∈ Z to the previous reuse distance µˆt(u, v).
The above system of constraints is expressed as:{ ∀e ∈ E ,∀e′ 6= e, re,tgt(e′) − re,src(e′) + λ(e′) ≥ 0
∀e ∈ E , re,tgt(e) − re,src(e) + λ(e) ≥ 1
Since the needed number of registers of type t is
∑
er∈Ereuse,t
µt(e), we seek to minimise
∑
er=(u,v)∈Ereuse,t
γt(u, v)
for any type t. We approximate this multi-objective by attributing a weight αt to each type t and min-
imising
∑
t∈T
αt
∑
er=(u,v)∈Ereuse,t
γt(u, v). The weight αt can be fixed according to the relative importance
of the register types, or it can simply be fixed as equal to 1 for all register types.
Moreover, in order to ensure the validity of the reuse graph, we must satisfy the scheduling constraints.
That is, we require that µˆt(u, v) + γt(u, v) ≥ µˆ∗t(u, v) for any (u, v) ∈ V R,t × V R,t, where µˆ∗t(u, v) is
the solution of the scheduling problem (computed in the first step of SIRALINA).
We thus finally have defined the following mixed-integer linear program, which contains O(|E| × |V|)
variables and O(|E|2) linear constraints. It is given on Figure 3.1.
Once a solution is found for the the system of Figure 3.1, we set the new reuse distance between of
e = (ktu , v) ∈ Eµ,t as λ(e) = µˆt(u, v) + γt(u, v).
Since the number of registers is integer, we have to ensure that γt(u, v) is integer. However, it is easy
to see that it is sufficient to work with a relaxed version of the above problem where the type of γt(u, v) is
not constrained and then define the reuse distance of (u, v) as µˆt(u, v) + dγt(u, v)e. This relaxed version
is shown on Figure 3.2. Remember that for edges e = (ktu, v) ∈ Eµ,t, corresponding to a reuse edge
er = (u, v) ∈ Ereuse,t, we have λ(e) = µt(Φ−1(e)) = µˆt(u, v) + γt(u, v), and µˆt(u, v) has already been
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
minimise
∑
t∈T
αt
 ∑
(u,v)∈Ereuse,t
γt(u, v)

subject to
∀e ∈ E , re,tgt(e) − re,src(e) + λ(e) ≥ 1
∀e ∈ E ,∀e′ 6= e ∈ E , re,tgt(e′) − re,src(e′) + λ(e′) ≥ 0
∀t ∈ T ,∀(u, v) ∈ Ereuse,t, µˆt(u, v) + γt(u, v) ≥ µˆ∗t(u, v)
∀e ∈ E ,∀u ∈ V, re,u ∈ Z
∀t ∈ T ,∀(u, v) ∈ Ereuse,t, γt(u, v) ∈ Z
where
∀t ∈ T ,∀e = (ktu, v) ∈ Eµ,t, λ(e) def= µˆt(u, v) + γt(u, v)
Figure 3.1: Mixed-Integer linear program based on circuit retiming
computed in the previous iteration of Algorithm 1: µˆt(u, v) = µˆt(i−1)(u, v), E
reuse,t = Ereuse,t(i−1) and the set
Eµ,t = {Φ(er) | er ∈ Ereuse,t(i−1) }. Thus, we give in Figure 3.3 a more explicit version of the linear program
of Figure 3.2.
Hence our implementation of the function UpdateReuseDistances(G, (µˆt)t∈T , (Ereuse,t)t∈T ) is given
by Algorithm 2.
Algorithm 2 Heuristic based on circuit retiming
function UpdateReuseDistances((G, (µˆt(i−1))t∈T , (E
reuse,t
(i−1) )t∈T ))
Solve the mixed-integer linear program of Figure 3.3 to compute (γt(u, v))
return (µˆt(i))t∈T where µˆ
t
(i)(u, v)
def=
{
µˆt(i−1)(u, v) + dγt(u, v)e if (u, v) ∈ Ereuse,t(i−1)
µˆt(i−1)(u, v) otherwise
end function

minimise
∑
t∈T
αt
 ∑
(u,v)∈Ereuse,t
γt(u, v)

subject to
∀e ∈ E , re,tgt(e) − re,src(e) + λ(e) ≥ 1
∀e ∈ E ,∀e′ 6= e ∈ E , re,tgt(e′) − re,src(e′) + λ(e′) ≥ 0
∀t ∈ T ,∀(u, v) ∈ Ereuse,t, µˆt(u, v) + γt(u, v) ≥ µˆ∗t(u, v)
∀e ∈ E ,∀u ∈ V, re,u ∈ Z
∀t ∈ T ,∀(u, v) ∈ Ereuse,t, γt(u, v) ∈ R,
where
∀t ∈ T ,∀e = (ktu, v) ∈ Eµ,t, λ(e) def= µˆt(u, v) + γt(u, v)
Figure 3.2: Relaxed linear program based on circuit retiming
Unfortunately, even the relaxed version in Figure 3.3 is in theory difficult to solve because it involves
integer variables and it has not the shape of an easy integer linear problem, for which efficient procedures
exist.
That is why we have worked for a second method, which is in theory easier to solve (and in practice
too, as we will see later). The next section describes the SPE method.
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
minimise
∑
t∈T
αt
 ∑
(u,v)∈Ereuse,t
γt(u, v)

subject to:
∀e ∈ E ∪ Ek, re,tgt(e) − re,src(e) + λ(e) ≥ 1
∀t ∈ T ,∀e = (ktu, v) ∈ Eµ,t, re,tgt(e) − re,src(e) + γt(u, v) ≥ 1− µˆt(i−1)(u, v)
∀e ∈ E ,∀e′ 6= e ∈ E ∪ Ek, re,tgt(e′) − re,src(e′) + λ(e′) ≥ 0
∀e ∈ E ,∀t ∈ T ,∀e′ = (ktu, v) 6= e ∈ Eµ,t, re,tgt(e′) − re,src(e′) + γt(u, v) ≥ −µˆt(i−1)(u, v)
∀t ∈ T ,∀(u, v) ∈ Ereuse,t(i−1) , γt(u, v) ≥ µˆ∗
t
(u, v)− µˆt(i−1)(u, v)
∀e ∈ E ,∀u ∈ V, re,u ∈ Z
∀t ∈ T ,∀er ∈ Ereuse,t(i−1) , γt(er) ∈ R
Figure 3.3: Relaxed linear program based on circuit retiming (full linear constraints)
3.3 Iterative method based on shortest paths equations (SPE)
Our second proactive method, named SPE, is based on some known graph theory results. Let start by
recalling them, then we explain the SPE method.
3.3.1 Some graph theory information
Lemma 2. Let G = (V,E) a directed graph and w : E → Z a cost function.
Then G has a cycle C of non-positive cost with respect to cost w if and only if G has a cycle of
negative cost with respect to cost w′ defined by w′(e) = ‖V ‖ · w(e)− 1:∑
e∈C
w(e) ≤ 0 ⇐⇒
∑
e∈C
w′(e) < 0
Proof. Clearly any cycle of G of negative cost w.r.t. w is also a cycle of strictly negative cost w.r.t. w′.
Let c = (e1, . . . , ep) be an elementary cycle.
Then ∑
1≤i≤p
w′(ei) < 0 ⇐⇒ ‖V ‖ ·
∑
1≤i≤p
w(ei)− p < 0
⇐⇒ ‖V ‖ ·
∑
1≤i≤p
w(ei) < p
⇐⇒
∑
1≤i≤p
w(ei) <
p
‖V ‖
Hence if c is an elementary cycle of strictly negative cost w.r.t. w′, i.e. if∑
1≤i≤p
w′(ei) < 0
Then we have ∑
1≤i≤p
w(ei) <
p
‖V ‖
Since c is elementary, we have p ≤ ‖V ‖ and thus∑
1≤i≤p
w(ei) < 1
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And since the left hand term is an integer, we have∑
1≤i≤p
w(ei) ≤ 0
This shows that c is a cycle of negative cost w.r.t. w.
Lemma 3. Let G = (V,E) a directed graph and w : E → R a cost function.
Then G has a cycle C of negative cost (i.e.
∑
e∈C w(e) < 0 ) if and only if the constraints system
SG,w defined below is infeasible.
(SG,w)
{ ∀e ∈ E :, xtgt(e) − xsrc(e) ≤ w(e)
∀v ∈ V, xv ∈ R
Proof. For the proof, see also [4].
• Assume that G has a cycle of negative cost.
Let e1, . . . , ep be a cycle with tgt(ei) = src(ei+1) for 1 ≤ i < p, tgt(ep) = src(e1) and
∑
1≤i≤p
w(ei) <
0
Assume that SG,w has a solution.
This solution should satisfy: 
xtgt(e1) − xsrc(e1) ≤ w(e1)
xtgt(e2) − xsrc(e2) ≤ w(e2)
...
xtgt(ep) − xsrc(ep) ≤ w(ep)
Thus, by summing all these inequalities, we get∑
1≤i≤p
(xtgt(ei) − xsrc(ei)) ≤
∑
1≤i≤p
w(ei)
Thus ∑
1≤i≤p
(xtgt(ei) − xsrc(ei)) < 0
But we have∑
1≤i≤p
(xtgt(ei) − xsrc(ei)) =
∑
1≤i≤p
xtgt(ei) −
∑
1≤i≤p
xsrc(ei)
=
xtgt(ep) + ∑
1≤i<p
xtgt(ei)
−
xsrc(e1) + ∑
2≤i≤p
xsrc(ei)

=
∑
1≤i<p
xtgt(ei) −
∑
2≤i≤p
xsrc(ei)
=
∑
1≤i<p
xsrc(ei+1) −
∑
2≤i≤p
xsrc(ei)
=
∑
2≤i≤p
xsrc(ei) −
∑
2≤i≤p
xsrc(ei)
= 0
Thus 0 < 0, which is a contradiction.
Hence SG,w has no solution and is thus infeasible.
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• Assume that SG,w is infeasible.
If G has no cycle of strictly cost, then G can be modified as follows.
Add a source > to G connected to each vertex v ∈ V and extend w so that w(>, v) = 0 for any
v ∈ V .
Then the distance from > to any other vertex v (ie the length of the shortest path from > to v) is
well defined, since this extension of G has no cycle of negative cost (observe that > cannot belong
to any cycle since it has no incoming edges). For instance, Bellman Ford algorithm can successfully
compute this distance function.
Let d(>, v) denote the distance from > to v for any vertex v ∈ V .
Let e ∈ E. Then we have d(>, tgt(e)) ≤ d(>, src(e)) + w(e) by property of a distance function.
Thus if we pose for any v ∈ V , xv = d(>, v) then we have just found a solution of SG,w.
This is a contradiction.
So G has a cycle of strictly negative cost.
Corollary 1. Let G = (V,E) a directed graph and w : E → Z a cost function.
Then G has a cycle C of non-positive cost with respect to cost w (i.e.
∑
e∈C w(e) ≤ 0) if and only if
the system composed of the following constraints is infeasible.
∀e ∈ E, xtgt(e) − xsrc(e) ≤ ‖V ‖ · w(e)− 1
where ∀v ∈ V, xv ∈ R.
Proof. A direct consequence of Lemma 2 and 3.
3.3.2 Shortest path equation (SPE) method
Corollary 1 defines the heart of the SPE method. We conclude that the associated DDG is lexicographic
positive if and only if there exists |V| variables xv ∈ R for v ∈ V such that
∀e ∈ E : xtgt(e) − xsrc(e) ≤ ‖V‖ · λ(e)− 1
Recall that V = V ∪K where V is the set of vertices of the initial DDG and K is the set of all killing
nodes.
We thus define a linear problem as follows.
For each vertex v ∈ V, we define a continuous variable xv.
For each anti-dependence edge e = (ktu, v) corresponding to the reuse edge er = (u, v), we define a
variable γt(u, v), so that the distance of e is λ(e) = µˆt(u, v) + γt(u, v).
We seek to minimise
∑
t∈T
αt
∑
(u,v)∈Ereuse,t
γt(u, v). We also require that µˆt(u, v)+γt(u, v) ≥ µˆ∗t(u, v) for
any (u, v) ∈ Ereuse,t, where µˆ∗t(u, v) is the solution of the scheduling problem (first step of SIRALINA).
This is because µˆ∗
t
(u, v) defines the minimal valid values for any reuse distances.
We thus have defined a complete linear program, which contains O(|V| + |E|) variables and O(|E|)
equations (this is roughly |E| times smaller than the linear program of Figure 3.3). The linear program
of the SPE method is given in Figure 3.4.
Once a solution is found for the linear program of Figure 3.4, we set the new distance of e = (kut , v) ∈
Eµ,t as equal to λ(e) = µˆt(u, v) + γt(u, v).
As for the previous heuristic based on retiming, it is sufficient to work with a relaxed version of this
problem where the type of γt(u, v) is not constrained to be integer and define λ(e) = µˆt(u, v)+dγt(u, v)e.
This relaxed version is shown oin Figure 3.5. Remember that for edges e = (ktu, v) ∈ Eµ,t, corresponding
to a reuse edge er = (u, v) ∈ Ereuse,t, we have that λ(e) = µˆt(u, v) + γt(u, v), while µˆt(u, v) has been
already computed in iterative SIRALINA (Algorithm 1): µˆt(u, v) = µˆt(i−1)(u, v), E
reuse,t = Ereuse,t(i−1) and
the set Eµ,t = {Φ(er) | er ∈ Ereuse,t(i−1) }. Thus, we give in Figure 3.6 a more explicit version of program of
Figure 3.5.
RR n° HAL-INRIA-00452695
24 S. Briais & S. Touati & K. Deschinkel

minimise
∑
t∈T
αt
 ∑
(u,v)∈Ereuse,t
γt(u, v)

subject to
∀e ∈ E , xtgt(e) − xsrc(e) ≤ ‖V‖ · λ(e)− 1
∀t ∈ T ,∀(u, v) ∈ Ereuse,t, µˆt(u, v) + γt(u, v) ≥ µˆ∗t(u, v)
∀u ∈ V, xu ∈ R
∀t ∈ T ,∀(u, v) ∈ Ereuse,t, γt(u, v) ∈ Z
where
∀t ∈ T ,∀e = (ktu, v) ∈ Eµ,t, λ(e) def= µˆt(u, v) + γt(u, v)
Figure 3.4: Linear program based on shortest paths equations (SPE)
Algorithm 3 Heuristic based on shortest paths equations
function UpdateReuseDistances((G, (µˆt(i−1))t∈T , (E
reuse,t
(i−1) )t∈T ))
Solve the linear program of Figure 3.6 to compute (γt(u, v))
return (µˆt(i))t∈T where µˆ
t
(i)(u, v)
def=
{
µˆt(i−1)(u, v) + dγt(u, v)e if (u, v) ∈ Ereuse,t(i−1)
µˆt(i−1)(u, v) otherwise
end function

minimise
∑
t∈T
αt
 ∑
(u,v)∈Ereuse,t
γt(u, v)

subject to
∀e ∈ E , xtgt(e) − xsrc(e) ≤ ‖V‖ · λ(e)− 1
∀t ∈ T ,∀(u, v) ∈ Ereuse,t, µˆt(u, v) + γt(u, v) ≥ µˆ∗t(u, v)
∀u ∈ V, xu ∈ R
∀t ∈ T ,∀(u, v) ∈ Ereuse,t, γt(u, v) ∈ R
where
∀t ∈ T ,∀e = (ktu, v) ∈ Eµ,t, λ(e) def= µˆt(u, v) + γt(u, v)
Figure 3.5: Relaxed linear program based on shortest paths equations (SPE)

minimise
∑
t∈T
αt
 ∑
(u,v)∈Ereuse,t
γt(u, v)

subject to
∀e ∈ E ∪ Ek, xtgt(e) − xsrc(e) ≤ ‖V‖ · λ(e)− 1
∀t ∈ T ,∀e = (ktu, v) ∈ Eµ,t, xtgt(e) − xsrc(e) − ‖V‖ · γt(u, v) ≤ ‖V‖ · µˆt(i−1)(u, v)− 1
∀t ∈ T ,∀(u, v) ∈ Ereuse,t(i−1) , γt(u, v) ≥ µˆ∗
t
(u, v)− µˆt(i−1)(u, v)
∀u ∈ V, xu ∈ R
∀t ∈ T ,∀(u, v) ∈ Ereuse,t(i−1) , γt(u, v) ∈ R
Figure 3.6: Relaxed linear program based on shortest paths equations (full constraints)
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Hence our implementation of UpdateReuseDistances(G, (µˆt)t∈T , (Ereuse,t)t∈T ) is given by Algo-
rithm 3.
In theory, the linear problem of Figure 3.6 is much easier to solve than the one of Figure 3.3, because
it contains only continuous variables. In the next chapter, we will see that it is also the case in practice.
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Chapter 4
Experimental results
In this chapter, we compare the experimental results of the reactive and proactive strategies presented
in the previous chapter.
4.1 Experimental setup and environment
Regarding the proactive strategy, we have implemented the two heuristics of non-positive cycles elimina-
tion (retiming and shortest path equation) presented in Section 3. Since SPE has shown more efficient
result, it have been integrated to SIRAlib and released as an open source software.
Our experiments have been conducted on a regular Linux workstation (Intel Xeon, 2.33 GHZ, 9
Gigabytes of memory).
The data dependency graphs used for experiments come from SPEC2000, SPEC2006, MEDIABENCH
and FFMPEG sets of benchmarks. The number of benchmarks per family is the following.
MEDIABENCH SPEC2000 SPEC2006 FFMPEG
1592 3841 1274 2030
We consider a processor architecture with NUAL semantics, involving three types of registers, namely
FP (floating point registers), GR (generic registers) and BR (boolean registers). Thus T = {FP,GR,BR}.
The number of benchmarks per family involving these types is the following.
Type MEDIABENCH SPEC2000 SPEC2006 FFMPEG
FP 313 317 87 47
GR 1592 3838 1274 2030
BR 1592 3841 1274 2030
The distribution1 of the sizes (the number of vertices) of the DDG is the following.
MEDIAB. SPEC2000 SPEC2006 FFMPEG
MIN 3 3 5 4
FST 10 12 16 18
MED 16 22 24 37
THD 28 28 30 111
MAX 212 163 212 783
The distribution of the number of values per register type is the following (only benchmarks that
involve the considered type are taken into account).
1MIN stands for MINimum, FST for FirST quantile (25% of the population), MED for MEDian (50% of the population),
THD for THirD quantile (75% of the population) and MAX for MAXimum
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Type MEDIAB. SPEC2000 SPEC2006 FFMPEG
MIN 1 1 1 1
FST 2 3 3 2
FP MEDIAN 4 6 4 5
THD 8 14 12 8
MAX 68 72 132 32
MIN 1 1 1 2
FST 6 7 8 12
GR MEDIAN 9 12 12 29
THD 16 17 18 105
MAX 208 81 74 749
MIN 1 1 1 1
FST 1 1 1 1
BR MEDIAN 1 3 3 1
THD 3 5 4 1
MAX 21 27 35 139
4.1.1 The frequency of non-positive cycles detection
By using the SIRALINA heuristic, we measured the proportion of DDG that became non-lexicographic
positive because of periodic register constraints on NUAL semantics:
SPEC2000 SPEC2006 MEDIABENCH FFMPEG
Proportion 30.77% 28.16% 41.90% 92.21%
As can be seen, the above table shows that the problem of non-positive cycles is not rare in practice.
While a reactive approach may be beneficial (tolerate the problem then correct it), the frequency of the
problem is a justification for our proactive strategies.
4.1.2 Description of the experiments
Heuristics nomenclature
Our methods to avoid the creation of non-positive cycles are of three sorts:
1. UAL is the (pessimistic) naive heuristic which consists in solving SIRALINA with an UAL semantics
only. That is, we do not consider NUAL code semantics from the beginning.
2. CHECK is the reactive strategy which consists in firstly applying SIRALINA with NUAL semantics.
If a non-positive cycle is detected, we apply a second pass, which apply SIRALINA but with a UAL
semantics.
3. For the proactive strategy, we implemented our two heuristics:
(a) RET is the heuristic based on circuit retiming ideas. If n−1 ≥ 0 is the bound on the maximal
number of iterations used, we write RETn. Hence RETn means that the repeat-until loop
of Algorithm 1 has been executed at most n times (and at least one).
(b) SPE is the heuristic based on shortest paths equations. If n − 1 ≥ 0 is the bound on the
maximal number of iterations used, we write SPEn.
Empirical efficiency measures
For each heuristic of non-positive cycle elimination, for each DDG, for each initiation interval II between
MII and L2, we measured the execution time taken by Iterative SIRALINA (Algorithm 1) to reduce
register pressure of the given DDG; we recorded also the number of registers computed by Iterative
SIRALINA. We are going to examine these results in the next sections.
To put these results in a real world context, we have also modelled three possible target architectures
by setting the following register constraints (number of available registers).
2L is an upper bound on the admissible values for II
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Name of the architecture FP registers GR registers BR registers
Small architecture 32 32 4
Medium architecture 64 64 8
Large architecture 128 128 8
When the number of available registers is fixed in the architecture, we may need to iterate on multiple
values for II in order to get a solution below the processor capacity; that is, since register minimisation is
applied for a fixed II, we may need to iterate on multiple values of II if the minimised register requirement
is still above the number of available registers. The strategy for iterating over II is the following:
• Check whether SIRALINA3 produces a solution that satisfies the register constraints for II = MII.
– if yes, stop and return the solution.
– if no, check whether SIRALINA gives a solution that satisfies the constraints for II = L
(maximal allowed value for II).
∗ if yes, search linearly the smallest II > MII such that SIRALINA computes a solution
that satisfies the register constraints.
∗ if no, then fail (no solution found, spilling is necessary).
For each architecture, for each heuristic, and for each DDG G, we determined whether SIRALINA is
able to find a solution that satisfies the architecture constraints. We thus measured:
• whether a solution exists or not;
• the elapsed time needed to determine whether a solution exists;
• the smallest II for which a solution exists (when applicable).
Regarding the iterative heuristic of non-positive cycles elimination (Algorithm 1), we arbitrary fixed
the maximal number of iterations to 3 and 5. As we shall see in the following, the heuristic based
on circuit retiming tends to converge4 quickly in terms of number of iterations, so we also did the
experiments with this heuristic by setting the maximal number of iterations to 1. In order to get an idea
of how many iterations the iterative methods could take in the worst case, we also did the experiments by
settings the maximal allowed number of iterations to 1000 and recorded the reached number of iterations.
Remember that if a fixed point (convergence) is detected, the iterative algorithm stops before reaching
1000 iterations.
4.2 Comparison of the heuristics execution times
In this section, we compare and comment the execution times of the heuristics of non-positive cycles
elimination.
4.2.1 Time to minimise register pressure for a fixed II
In this section, we solve Iterative SIRALINA with all values of II. Figure 4.1 shows the distribution of
execution times of UAL heuristic. We use boxplot to graphically depicts the quartiles of the distribution.
Figure 4.2 shows the distribution of execution times of CHECK heuristic.
Regarding RETn heuristic, we only have partial results because unfortunately, this heuristic is in-
tractable in practice. We summarise in the table below the number of DDG (per benchmark family) for
which we managed to get experimental measures with RET heuristics. Figure 4.3 shows the distribution
of execution times of RETn heuristic for n ∈ {1, 3, 5, 1000}. Since we have partial results only, we observe
that the maximal execution time with 1 iteration is higher than the one obtained with 3 iterations.
3Here, any of the variants of SIRALINA can be used: UAL, CHECK, RET or SPE. If the variant is RET or SPE, then
the used algorithm becomes Iterative SIRALINA instread of SIRALINA.
4The term of convergence here means that the reuse distances do not change in two successive iterations of our iterative
methods.
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SPEC2000 SPEC2006 MEDIABENCH FFMPEG
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1
SPEC2000 SPEC2006 MEDIABENCH FFMPEG
MIN 0.000194 0.000254 0.000194 0.000244
FST 0.00121 0.001309 0.00114 0.017507
MEDIAN 0.001954 0.002007 0.002158 0.031229
THD 0.003092 0.003601 0.004682 0.08647
MAX 0.102878 0.267225 0.118746 7.97499
Figure 4.1: Execution times of UAL (in seconds)
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SPEC2000 SPEC2006 MEDIABENCH FFMPEG
MIN 0.000211 0.00028 0.000215 0.00026
FST 0.001517 0.001556 0.00137 0.040792
MEDIAN 0.002499 0.002673 0.003029 0.073375
THD 0.004925 0.005263 0.007788 0.202154
MAX 0.183653 0.636804 0.268994 17.8744
Figure 4.2: Execution times of CHECK (in seconds)
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SPEC2000 SPEC2006 MEDIABENCH FFMPEG
RET1 1289 1206 1373 22
RET3 1251 0 322 0
RET5 1251 0 322 0
RET1000 1251 0 322 0
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SPEC2000 SPEC2006 MEDIABENCH FFMPEG
MIN 0.000458 0.00075 0.000495 0.003633
FST 0.073903 0.096325 0.039457 0.62724
MEDIAN 0.257963 0.304235 0.276409 139.927
THD 0.703017 0.87254 1.40718 160.321
MAX 1920.95 1980.08 5142.86 2272.67
(a) 1 iteration
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SPEC2000 MEDIABENCH
MIN 0.000525 0.000506
FST 0.137005 0.075961
MEDIAN 0.684768 0.526998
THD 1.68522 1.75397
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(b) 3 iterations
Figure 4.3: Execution times of RET (in seconds)
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Figure 4.3: Execution times of RET (in seconds)
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Figure 4.4 shows the distribution of execution times of SPEn heuristic for n ∈ {3, 5, 1000}. Contrary
to RET heuristic, we have a full set of results here.
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Figure 4.4: Execution times of SPE (in seconds)
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Figure 4.4: Execution times of SPE (in seconds)
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From the above results, we see as expected that UAL is the fastest heuristic. CHECK is between one
and three times slower than UAL, which was also expected because it consists in running SIRALINA,
performing a check and in the worst case running SIRALINA a second time.
Regarding our proactive heuristics of non-positive cycles elimination, we observe that RET is not
really usable in practice because the execution times are quite prohibitive, even for one single iteration
(median execution time reaches already 0.25 seconds). For this reason, we were unable to run the whole
set of benchmarks with this heuristic.
In the following, all the results involving RET heuristics are only available on a partial sets of the
benchmarks, whose size is given in the table above.
On the contrary, SPE heuristic seems to have a quite reasonable running time, but is yet sensibly
more expensive than UAL or CHECK (about 10 times slower).
Statistical analysis of the execution times
We compared each paired list of measures with the Student t-test. Results are represented below by
graphs. A directed edge between two nodes means that the heuristic of the source node is statistically
faster than the heuristic of the target node. The edges are labelled with the level of confidence (between
parenthesis) of the statistical t-test and the mean speedup ratio. For instance, on SPEC2000 benchmarks,
UAL is about 1.54 times faster than CHECK with a confidence level of 95%.
UAL
CHECK
SPE3
SPE5
SPE1000
RET1
RET3
RET5
RET1000
1.54 (95%)
3.44 (95%) 255.98 (95%)
1.18 (95%)
1.06 (95%)
3.74 (95%)
4.88 (73%)
1.07 (95%)
74.37 (95%)
278.13 (95%)
1147.93 (83%)
1151.30 (85%)
235.20 (95%)
1078.63 (83%)
UAL
CHECK
SPE3
SPE5
SPE1000
RET1
RET3
RET5
RET1000
1.72 (95%)
3.36 (95%) 317.21 (95%)
1.23 (95%)
1.08 (95%)
3.59 (95%)
1.43 (95%)
1.24 (95%)
94.30 (95%)
338.37 (95%)
393.77 (95%)
448.52 (95%)
274.46 (95%)
363.03 (95%)
SPEC2000 MEDIABENCH
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UAL
CHECK
SPE3
SPE5
SPE1000
RET1
1.53 (95%)
3.83 (95%)
1325.10 (95%)
1.22 (95%)
1.17 (95%)
346.11 (95%)
283.56 (95%)
242.
19 (9
5%
)
UAL
CHECK
SPE3
SPE5
SPE1000
2.57 (95%)
2.14 (95%)
1.51 (95%)
3.28 (95%)
SPEC2006 FFMPEG
These analysis confirm what we observed previously:
• UAL is the fastest heuristic
• CHECK is the second fastest heuristic
• SPE family of heuristics are tractable: depending on the maximal number of iterations, they are
between 5 and 30 times slower than UAL heuristic.
• RET family of heuristics are not usable in practice: RET1 is already more than 800 times slower
than UAL heuristic! And we were unable, in a reasonable amount of time, to reduce register
pressure of the DDG coming from the FFMPEG set of benchmark.
4.2.2 Running times needed to reduce the register pressure below the archi-
tectural capacity
For each set of architecture constraints and for each DDG, we measured the time needed by each heuristic
(UAL, CHECK, Iterative SIRALINA with RETor SPE) to satisfy the register constraints for each the
three architectures (small, medium and large). Given the number of available registers, SIRALINA may
iterate over II values to reach a solution below the processor capacity.
Figure 4.5 shows the distribution of execution times of UAL heuristic.
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Figure 4.5: Execution times of UAL (in seconds)
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Figure 4.5: Execution times of UAL (in seconds)
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Figure 4.6 shows the distribution of execution times of CHECK heuristic.
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Figure 4.6: Execution times of CHECK (in seconds)
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Figure 4.6: Execution times of CHECK (in seconds)
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Figure 4.7 (resp. Figure 4.8, Figure 4.9, Figure 4.10) shows the distribution of execution times of
RET1 (resp. RET3, RET5, RET1000). As previously, we only have a partial set of results for this family
of heuristics.
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Figure 4.7: Execution times of RET1 (in seconds)
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Figure 4.7: Execution times of RET1 (in seconds)
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Figure 4.8: Execution times of RET3 (in seconds)
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Figure 4.8: Execution times of RET3 (in seconds)
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Figure 4.9: Execution times of RET5 (in seconds)
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Figure 4.9: Execution times of RET5 (in seconds)
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Figure 4.10: Execution times of RET1000 (in seconds)
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Figure 4.10: Execution times of RET1000 (in seconds)
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Figure 4.11 (resp. Figure 4.12, Figure 4.13) shows the distribution of execution times of SPE3 (resp.
SPE5, SPE1000).
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Figure 4.11: Execution times of SPE3 (in seconds)
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Figure 4.11: Execution times of SPE3 (in seconds)
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Figure 4.12: Execution times of SPE5 (in seconds)
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Figure 4.12: Execution times of SPE5 (in seconds)
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(b) medium architecture
Figure 4.13: Execution times of SPE1000 (in seconds)
Comments
We observe, as expected, that the stronger the architecture constraints are, the slower the heuristics
perform.
To ease the comparison between the different heuristics, we have computed in Figure 4.14 the ratio
between the mean time of each heuristic and the mean time of UAL heuristic.
For instance, we read from these tables that CHECK is in average 1.62 times slower than UAL on
SPEC2000 benchmarks when considering the small architecture.
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Figure 4.13: Execution times of SPE1000 (in seconds)
Small architecture
UAL CHECK SPE3 SPE5 SPE1000 RET1 RET3 RET5 RET1000
SPEC2000 1 1.62 5.03 5.96 7.25 994.51 847.90 1110.65 1249.29
SPEC2006 1 1.66 57.92 41.54 7.73 757.14 NA NA NA
MEDIABENCH 1 1.97 10.86 15.42 10.98 2094.31 549.43 743.90 960.31
FFMPEG 1 2.46 14.70 16.39 43.02 4207.15 NA NA NA
Medium architecture
SPEC2000 1 1.68 5.38 6.36 7.17 775.41 800.12 1053.10 1170.92
SPEC2006 1 1.68 5.52 6.61 8.30 1715.62 NA NA NA
MEDIABENCH 1 1.95 5.71 7.34 10.68 2186.00 702.39 942.32 1213.24
FFMPEG 1 2.41 7.24 7.68 8.93 776.23 NA NA NA
Large architecture
SPEC2000 1 1.68 5.38 6.36 7.17 775.41 800.12 1053.10 1170.92
SPEC2006 1 1.68 5.52 6.61 8.30 1715.62 NA NA NA
MEDIABENCH 1 1.95 5.70 7.30 10.79 1928.23 709.21 951.46 1225.02
FFMPEG 1 2.49 19.47 8.13 29.09 2829.17 NA NA NA
Figure 4.14: Ratio of the mean time of each heuristic over the mean time of UAL
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First, we see that the heuristics perform better on SPEC2000 and SPEC2006 benchmarks rather than
on MEDIABENCH or (worst) on FFMPEG benchmarks. This is not surprising because, as stated in
Section 4.1, the amount of DDG to be corrected (having non-positive cycles) is low on SPEC2000 and
SPEC2006 benchmarks (about 30%), higher on MEDIABENCH benchmarks (about 42%) and very high
on FFMPEG benchmarks (more than 92%).
As we previously noted, CHECK heuristic is between one and three times slower than UAL heuristic.
These ratios also confirm that RET heuristics are very expensive whereas SPE heuristics are not.
At first sight, we may be astonished by the ratios produced by the iterative methods. Indeed, we may
have expected that the more the number of iterations are performed, the slower the heuristic is. However,
this simple reasoning does not take into account the fact that by performing more iterations for a fixed
II, the heuristic may produce a better result, i.e. produce a DDG that satisfies the register constraints
of the architecture. Hence, even if a single run is slower for a fixed II, it may help to find a lower II
such that the register constraints are satisfied. For instance, on the SPEC2006 benchmarks under the
small architecture constraints, we see that SPE3 is about 57.92 times slower than UAL whereas SPE5 is
41.54 times slower than UAL and SPE1000 is only 7.73 times slower than UAL. In other words, the more
we iterate, the cheapest we are! Of course, it is not always the case. Thus, on FFMPEG benchmarks
under small architecture constraints, it is worth the price to iterate (up to) 5 times rather than 3 times
SPE heuristic, but it is not to iterate (up to) 1000 times rather than 5 times.
4.2.3 Convergence of the iterative proactive heuristics
We study in this section the speed of convergence (in terms of number of iterations) of RET and SPE
heuristics. Recall that the iterative algorithm is said to converge when it reaches a fixed point, i.e. when
the set of reuse edges does not change between two consecutive iterations of Algorithm 1. All the values
of II are tested, so the experiments we consider in this section are for all DDG, for all II values, for all
SIRALINA variants.
Observed results
Figure 4.15 shows the distribution of the number of iterations of RET heuristic (truncated at 1000).
Again, recall that these results are partial because the heuristic did not succeed in solving all DDG
instances.
Figure 4.16 shows the distribution of the number of iterations of SPE heuristic (truncated at 1000).
This heuristic succeeds to solve all DDG instances.
Comments on the observed number of iterations
We see from these results that RET heuristic seems to converge faster than SPE heuristic.
We also observe that on a few number of DDG, the upper bound of 1000 iterations has been reached
by SPE heuristic. It is indeed well possible that the iterative process does not terminate in the general
case (we have not observed this for RET heuristic because we only have partial results but conjecture it
might also happen).
Note finally that this information may be used to set in an industrial compiler the upper bound on
the maximal number of iterations.
4.3 Qualitative analysis of the heuristics
In this section, we study the quality of the solution produced by the heuristics. The qualitative aspects
include the number of registers needed to schedule the DDG and the loss of parallelism due to an increase
of the MII resulted from SIRALINA (with its variants UAL, CHECK, RETand SPE).
4.3.1 Number of saved registers
In this section, we analyse the number of registers each heuristic manage to optimise. Our tests are for
all DDG, for all II values, for all SIRALINA variants.
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Figure 4.15: Maximum number of iterations for RET
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Figure 4.16: Maximum number of iterations for SPE
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We compare graphically the heuristics: for each set of benchmarks, and each register types, we
construct a partial order (lattice) as follows:
• the vertices are labelled with the name of the heuristic
• a directed edge links an heuristic A to an heuristic B iff the number of registers (of considered
type) computed by heuristic B is statistically greater (worse) than the number of registers (of the
same type) computed by heuristic A. In this case, the edge is labelled with the ratio
P
G,II
RBP
G,II
RA
where
RB is the number of registers (of considered type) computed by heuristic B and RA is the number
of registers computed by heuristic A.
The lattices are given on Figure 4.17, Figure 4.18, Figure 4.19 and Figure 4.20.
For instance, we read on Figure 4.17 that the number of registers of type BR computed by UAL
heuristic is 1.069 greater than the number of registers of type BR computed by CHECK heuristic.
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SPE1000
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Figure 4.17: Comparison of the heuristics ability to reduce register pressure (SPEC2000)
Comments
Firstly, from these results, we observe that the ordering of the heuristics depends on the register type.
Indeed, since the heuristics try to reduce register pressure of all types simultaneously, it happens that
some performs better on one type that on the others. For instance, on the SPEC2000 set of benchmarks,
RET1 seems to produce good results on type BR but is the worst heuristic on the two other register
types (GR and FP).
Secondly, we see that UAL and RET1 are the two worst heuristics. Regarding UAL heuristic, this is
not surprising since this is the most naive way to eliminate non-positive cycles. Regarding RET1, this
simply means that a single iteration of RET heuristic does not in general produce interesting results.
Thirdly, we see that RET heuristics seems to produce better results than SPE heuristics in terms of
register requirement. But since we only have partial measures for RET heuristics, this conclusion should
be taken with care. But nonetheless, it happens several times that RET5 already produces better results
than SPE1000. So even if we increase the number of iterations for SPE, we are not sure to get something
better than RET5.
Finally, we observe that CHECK is sometimes the best heuristic (in particular for type GR and FP
on all benchmarks except FFMPEG). We can explain this by the fact that the proportion of DDG with
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Figure 4.18: Comparison of the heuristics ability to reduce register pressure (MEDIABENCH)
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Figure 4.19: Comparison of the heuristics ability to reduce register pressure (SPEC2006)
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Figure 4.20: Comparison of the heuristics ability to reduce register pressure (FFMPEG)
non-positive cycles on SPEC2000, SPEC2006 and MEDIABENCH is low (less than 40%). Consequently,
the reactive strategy (CHECK) is appropriate, since more than 60% of the DDG did not produce a
non-positive circuit from the beginning.
4.3.2 Proportion of success when looking for a solution that satisfies the
register constraints
Figure 4.21 shows the percentage of success produced by each heuristic. We decompose the solutions into
three families: the DDG that have been solved without MII increase, the DDG that have been solved
with MII increase, and the DDG that was not solved with SIRALINA (spilled).
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Figure 4.21: Percentage of solution found by siralina and impact on the MII
We note that SIRALINA found most of the time a solution that satisfies the register constraints. Of
course, the percentage of success increased while the architecture constraints were relaxed.
Apart from the FFMPEG benchmarks under the small architecture constraints, the percentage of
success is above 95%. In these cases, all the heuristics give comparable results.
For the FFMPEG benchmarks, we see that SPE5 and SPE1000 give slightly better results than the
naive heuristics (1 to 3% better).
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(b) architecture = medium
Spill
MII increase
No MII increase
  0%
  20%
  40%
  60%
  80%
  100%
U
A
L
CH
EC
K
SP
E3
SP
E5
SP
E1
,0
00
R
ET
1
R
ET
3
R
ET
5
R
ET
1,
00
0
U
A
L
CH
EC
K
SP
E3
SP
E5
SP
E1
,0
00
R
ET
1
R
ET
3
R
ET
5
R
ET
1,
00
0
U
A
L
CH
EC
K
SP
E3
SP
E5
SP
E1
,0
00
R
ET
1
R
ET
3
R
ET
5
R
ET
1,
00
0
U
A
L
CH
EC
K
SP
E3
SP
E5
SP
E1
,0
00
R
ET
1
R
ET
3
R
ET
5
R
ET
1,
00
0
Pe
rc
en
ta
ge
 o
f s
ol
ut
io
n
Benchmark family
SPEC’00 SPEC’06 MEDIAB. FFMPEG
(c) architecture = large
Figure 4.21: Percentage of solution found by siralina and impact on the MII (continued)
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Observe finally that in most of the cases of success, the MII has not been increased at all.
4.3.3 Increase of the MII when looking for a solution that satisfies the reg-
ister constraints
Figure 4.22 shows the increase of the MII compared to its initial value, after applying each of the variants
of SIRALINA (). This increase is given by the formula
∑
MIIh(G)∑
MII(G)
−1, where MIIh(G) is the MII of the
associated DDG computed by heuristic h. In other words MIIh is the smallest period II that satisfy the
register constraints when w, use heuristic h. where h ∈{UAL, CHECK, SPEn, RETn}. Remember that
RETn and SPEn denote the Iterative SIRALINA when n is the maximal allowed number of iterations
(however, the algorithm can stop before n iterations if a convergence).
These results show that the increase of the MII is very low (less than 6% in the worst case). It is clearly
negligible on SPEC2000, SPEC2006 and MEDIABENCH benchmarks. On FFMPEG benchmarks, we
see that when dealing with small architecture, SPE heuristics tends to increase the MII more than UAL
or CHECK heuristics, whereas for bigger architecture, SPE5 and SPE1000 gives slightly better results
than UAL or CHECK.
4.4 Conclusion
The conclusions we can take from this extensive experimental study are contrasted. On one hand, the
results show that the two proactive heuristics RET and SPE allow to save a bit more of registers than
the two naive heuristics UAL and CHECK. On the other hand, these results also show that our proactive
heuristics are more expensive regarding the execution times than the reactive one. It has even appeared
that the heuristics based on retiming ideas (i.e. RET heuristics) have a prohibitive cost, which makes
them unusable in practice.
We thus advise the following policy. If the target architectures are embedded systems, where compila-
tion time does not need to be interactive and where register constraints are strong, we advise to use SPE
proactive heuristics. As we have seen, it optimises registers better than the reactive heuristic while being
still quite cheap. On the contrary, if the target architecture is a general purpose computer (workstation,
desktop, supercomputer), where register constraints are not too strong, it is probably sufficient to use
the reactive heuristic CHECK as it already gives good results in practice and it is only between one and
three times slower than UAL heuristic.
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Figure 4.22: Increase of the MII
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Chapter 5
Conclusion
Pre-conditioning a data dependence graph before SWP is a beneficial approach for reducing spill code
and improving the performance of loops. Until now, schedule-sensitive register allocation was studied
only for sequential and superscalar codes, with UAL code semantics.
When considering NUAL code semantics, the access to registers may be architecturally delayed.
These delay accesses provide interesting compilation opportunities to save registers. These opportunities
are exploited by the insertion of edges with non-positive latencies inside DDG.
Inserting edges with non-positive latencies inside DDG highlight two open questions to the community.
First, existing software pipelining (SWP) and cyclic scheduling methods do not handle yet these non-
positive latencies. Second, a pre-conditioning step that optimise registers before SWP may create cycles
with non-positive distances.
DDG with non-positive distances have the drawback of not being lexicographic positive. This means
that, when resource constraints are considered, the existence of a valid SWP is no longer guaranteed. This
may cause the failure of the compilation process (no code is generated while the program is correct).
Our experiments show that, if no care is taken, 30.77% of loops in SPEC2000 C applications induce
non-lexicographic positive cycles (resp. 28.16%, 41.90% and 92.21 for SPEC 2006, MEDIABENCH and
FFMPEG loops).
In order to avoid the situation of creating non lexicographic positive DDG, we studied in this report
two strategies. First, we studied a reactive strategy that tolerates the problem: we start by optimising
the register pressure at the DDG level without special care; if a non-positive cycle is detected, then
backtrack and consider a UAL code semantics instead of NUAL; this means that we degrade the model
of the architecture by not exploiting the opportunities offered by delayed accesses to registers. Second,
we designed a proactive strategy that prevents the problem. The proactive strategy is an iterative process
that increases the reuse distances until a fixed point is observed (or until we reach a limit in terms of
iterations).
Concerning the efficiency of our strategies, the reactive strategy seems to perform well in practice in
a regular compilation process: when the number of architectural registers is fixed, register minimisation
is not necessary (just be sure to be below the architectural capacity). In this context, it is advised to
not to try to prevent the problem, but to tolerate it in order to save compilation time. In other contexts
of compilation, the number of architectural registers is not fixed. This is the case of reconfigurable
circuits where the number of registers needed may be decided after code optimisation and generation. In
such situation, our proactive strategy based on shortest path equations is very efficient in practice: the
iterative register minimisation saves better registers than in the reactive strategy, while the compilation
time stays reasonable (though greater than the reactive strategy). We found that 5 iterations are sufficient
in general to have satisfactory results.
Finally, for the reproducibility of our results, a new version of SIRAlib that includes the reactive and
proactive strategies is released under LGPL license.
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Appendix A
Results for RET heuristic with a
time-out enabled
We have seen in Chapter 4 that RET heuristic is very slow in practice, and for this reason we get partial
results about it. We report on the table below the total amount of computation time that we spent for
each heuristic. We also indicate the percentage of completion of the computation: it is simply the ratio
between the number of computations performed per DDG (forall possible II) and the total number of
computations that were to be done. We say that a computation cannot be done when we stop the integer
linear solver because of a long processing time (multiple weeks of waiting for instance). A computation
is said completed when RET returns a solution for a fixed value of II.
Heuristic Total time Percentage of completion
UAL ≈ 7 hours 100%
CHECK ≈ 18 hours 100%
SPE3 ≈ 39 hours 100%
SPE5 ≈ 58.5 hours 100%
SPE1000 ≈ 189 hours 100%
RET1 ≈ 528.4 hours 25.1%
RET3 ≈ 47.6 hours 8.6%
RET5 ≈ 187.6 hours 8.6%
RET1000 ≈ 203.3 hours 8.6%
In order to study more deeply the behavior of RET heuristic, we thus have modified it and added
a timeout of 10 seconds over each mixed integer linear program resolution. 10 seconds is an arbitrary
time-out, it is a reasonable compilation time that can be devoted to embedded systems for instance.
We could use another value for the time-out of course. Note that sine solving the mixed integer linear
program of RET is an NP-complete problem, reaching the optimality is not tractable in practice.
The time we spent for this new set of experiments is reported below.
Heuristic Total time Percentage of completion
RET3 ≈ 383.3 hours 40.7%
RET5 ≈ 433.6 hours 40.7%
RET1000 ≈ 481 hours 40.7%
We report below the experimental results we obtained with this modified heuristic. So the experi-
mental results we report in this section are only done on a subset of the DDG.
A.1 Execution times
A.1.1 Time to reduce register pressure for a fixed II
In this section, we solve RETn SIRALINA with all values of II. Figure A.1 shows the distribution of
execution times of RETn heuristic for n ∈ {3, 5, 1000} and for all values of II.
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Again, we were unable to get a full set of results. In particular, we abandoned the study of FFMPEG
benchmarks. For the other family of benchmarks, we got however results for almost all DDGs.
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Figure A.1: Execution times of RET (in seconds)
The results about RET heuristic do not modify our initial diagnosis. On the (almost) full set of
benchmarks, we observe that the median time is slightly greater than what we observed in Chapter 4
for SPEC2000 and much bigger for MEDIABENCH benchmarks (for which we only had a really small
fraction of results previously).
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Figure A.1: Execution times of RET (in seconds)
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A.1.2 Time to reduce register pressure below the architectural capacity
When the number of available registers is fixed in the architecture, RETn may iterate over multiple
values of II to be compute a solution below the number of available registers.
Figure A.2 (resp. Figure A.3, Figure A.4) shows the distribution of execution times of RET3 (resp.
RET5, RET1000).
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Figure A.2: Execution times of RET3 (in seconds)
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Figure A.2: Execution times of RET3 (in seconds)
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Figure A.3: Execution times of RET5 (in seconds)
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Figure A.3: Execution times of RET5 (in seconds)
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Figure A.4: Execution times of RET1000 (in seconds)
Again, the above results just confirm the analysis we made previously in Chapter 4: RET heuristics
are not usable in practice.
A.1.3 Convergence in terms of number of iterations of Algorithm 1
Figure A.5 shows the distribution of the number of iterations of Algorithm 1 before convergence when
using RET heuristic (maximal allowed number of iterations is truncated at 1000). RETn is executed for
all values of II.
These results just show that in term of number of iterations, RET heuristics converges faster than
SPE heuristics. In 75% of the cases, 4 iterations are sufficient.
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Figure A.4: Execution times of RET1000 (in seconds)
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Figure A.5: Maximum number of iterations for RET
RR n° HAL-INRIA-00452695
76 S. Briais & S. Touati & K. Deschinkel
However, we also observe that in a few cases, the upper bound of 1000 iterations is reached. This
possibly means that, as SPE heuristics, RET heuristics may not terminate in rare few cases (if the
number of iterations was not bounded).
A.2 Qualitative analysis
A.2.1 Number of saved registers
We indicate in the table below, for each benchmark family, and each register type, the ratios
P
G,II
RUALP
G,II
Rn
where Rn is the number of registers (of considered type) computed by heuristic RETn (with n ∈
{3, 5, 1000}) and RUAL is the number of registers computed by heuristic UAL. The experiments are
done on all values of II.
Type Heuristic SPEC2000 SPEC2006 MEDIABENCH
RET3 1.095 1.106 1.079
BR RET5 1.095 1.106 1.080
RET1000 1.095 1.106 1.080
RET3 1.108 1.116 1.153
GR RET5 1.161 1.156 1.191
RET1000 1.177 1.167 1.211
RET3 1.286 1.144 1.278
FP RET5 1.369 1.288 1.321
RET1000 1.450 1.346 1.350
These results show that RET heuristics is really efficient for reducing the register pressure. It clearly
outperforms UAL, CHECK and SPE heuristics.
A.2.2 Percentage of success when looking for a solution that satisfies the
register constraints
Figure A.6 shows the percentage of solutions found by each heuristic and the percentage of DDG that
need spilling. It also shows, in the case where a solution to the SIRA problem exists, whether the MII
has been increased or not.
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Figure A.6: Percentage of solution found by siralina and impact on the MII
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Figure A.6: Percentage of solution found by siralina and impact on the MII (continued)
RR n° HAL-INRIA-00452695
78 S. Briais & S. Touati & K. Deschinkel
We see that RET heuristics find most of the time a solution that satisfies the register constraints. It
is often better than the other heuristics. Also, the MII is rarely increased.
A.2.3 Increase of the MII
This increase is given by the formula
∑
MIIh(G)∑
MII(G)
− 1, where MIIh(G) is the MII of the associated DDG
computed by heuristic h. In other words MIIh is the smallest period II that satisfy the register constraints
when w, use heuristic h. where h ∈{RET3,RET5, RET1000}. The table below shows the increase of the
MII when RETn found a solution.
Architecture Heuristic SPEC2000 SPEC2006 MEDIABENCH
RET3 0.14 0.21 0.16
Small RET5 0.14 0.21 0.15
RET1000 0.14 0.21 0
RET3 0.01 0 0.14
Medium RET5 0.01 0 0.14
RET1000 0.01 0 0.14
RET3 0.01 0 0.14
Large RET5 0.01 0 0.14
RET1000 0.01 0 0.14
As we previously observed, the increase of the MII is very low, and often small than the one obtained
with the other heuristics
Conclusion
The modified version of RET heuristics that incorporate a time-out (10 seconds) allowed us to obtain
additionnal results. These results have shown that RET family of heuristics are very good for reduc-
ing register pressure of DDGs. Unfortunately, the execution times remained prohibitive. It is thus
unfortunately not realistic to consider using RET heuristics in practice.
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